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 Abstract—The modular multilevel converter (MMC) based DC 
grid is considered as a future solution for bulk renewable energy 
integration and transmission. However, the high probability of 
DC faults and their rapid propagation speed are the main 
challenges of the development of DC grids. Existing research 
mainly focuses on the DC fault clearance methods, while the fault 
current suppression methods are still under researched. 
Additionally, the coordination method of fault current 
suppression and clearance needs to be optimized. In this paper, 
the technical characteristics of the current suppression methods 
are studied, based on which the coordinated methods of fault 
current suppression and clearance are proposed. At last, a cost 
comparison of these methods is presented. The research results 
show that the proposed strategies can reduce the cost of the 
protection equipment. 
 
Index Terms—DC fault, DC grid, fault current limiter (FCL); 
DC circuit breaker. 
 
I. INTRODUCTION 
IGH voltage direct-current (HVDC) system based on 
modular multilevel converters (MMCs) is a potential  
solution for future renewable energy integration and DC grid 
interconnection [1-3]. DC grids based on power electronics 
devices feature their controllability and flexibility. However, 
semiconductor devices are easily damaged, especially when 
they suffer large DC fault currents. Therefore, fast and reliable 
DC fault clearance methods are crucial for the widespread 
application of DC grids. 
DC circuit breakers (DCCBs) have been recognized as 
essential equipment protecting DC grids from DC faults [4-5]. 
However, installing numerous DCCBs in a DC grid with 
multiple transmission lines may lead to an extensive capital 
cost. To reduce the investment, a lot of research focuses on the 
low-cost DCCB topologies using fewer semiconductors [6]. 
Moreover, the electric stress on DCCBs may be extremely high 
during the current interrupting process, which is also a 
challenge for the deployment of DCCBs [7-8]. Although some 
DCCBs have been installed in real projects [9-10], more work  
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can be carried out to mature their reliability. 
The MMC with fault current clearing capability is an 
alternative way to deal with DC faults [11] in which 
steady-state operation and fault clearance are incorporated. For 
instance, clamping sub-modules (SMs) [12] or auxiliary 
branches [13] are used in some of these converters to create 
zero voltages on DC buses. Then, the faulty line can be isolated 
by the mechanical switches installed along with transmission 
lines. As one converter may have multiple outwards DC lines, 
it’s blocking can handle the fault in any of these lines. 
Therefore, the MMC based protection may be optional for 
MTDC grids with complex DC link interconnections [14]. 
However, such protection schemes may lead to temporary 
power cuts of the MMCs, and therefore, may threat the stable 
integration of renewable energy sources. Thus, more attention 
should be paid to this area. 
Different from the DC fault clearance methods, research on 
the DC fault current suppression methods is limited. DC 
reactors have been widely deployed in DC systems to limit the 
rapid increase of fault currents. However, their applications 
may result in system instability under normal conditions [15]. 
MMCs can act to prevent the rapid increase of the fault current 
by reducing their DC output voltage. However, this approach 
may also cause the power outage problem similar to the 
converter based fault clearing methods. Fault current limiters 
(FCLs), which can suppress fault currents by inserting 
additional resistors or reactors [16], maybe a potential fault 
protection equipment for DC grids. A solid self-adaptive FCL 
based on an external DC voltage source has been developed in 
[17]. However, the external DC source may limit its flexible 
applications. In [18], a thyristor-based hybrid FCL which 
inserts a reactor during the current commutation process has 
been proposed, but the reliability of the FCL is questionable. 
Therefore, more research is required concerning FCLs. 
The coordination of the fault current suppression and 
clearance schemes is another perspective in research, which 
mainly focuses on the fault current reduction and helps the 
DCCB operation. By triggering all MMC SMs, the converter 
can generate an active inner short-circuit. In this case, the fault 
current cannot feed from the AC side to the DC side [19]. 
However, this method may threaten the safety of the converters 
and their connected AC systems due to the created short-circuit. 
The assembled FCL with DCCB proposed in [20] can realize 
both current suppression and clearance process. The DC reactor 
is bypassed to reduce the energy dissipation in the DCCB. The 
research results show that a proper coordination method can 
achieve a fast and cheap solution for DC fault protection, but 
more optional methods are still needed. 
In this paper, two novel coordination methods are proposed 
for DC fault current suppression and clearance. The soft current  
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suppression (SCS) control is suitable for MMCs, which can 
self-adapt the fault current suppression and recovery. In this 
scheme, the remote converters will also participate in the 
current suppression. The coordination method of FCL and 
DCCB is also discussed, in which the FCL SMs are inserted 
sequentially before the DCCB is blocked. The coordination 
method for backup protection is discussed as well. Finally, 
economic discussion is presented. 
Following Section I, the technical characteristics of the 
MMC, FCL, and DCCB during the fault suppression and 
clearance are analyzed in Section II. The coordination methods 
based on different devices are described in Section III followed 
by a detailed comparison in Section IV. Economy evaluation of 
different coordination methods is given in Section V. Finally, 
conclusions are presented in Section VI. 
II. TECHNICAL CHARACTERISTICS OF FAULT CURRENT 
SUPPRESSION AND CLEARANCE EQUIPMENT 
MMC, FCL and DCCB are three building blocks for a DC 
grid. Their controllability and characteristics of current 
suppression are discussed as follows. 
A. Fault Current Suppression Method of MMC 
MMC is designed for power conversion and exhibits limited 
fault current tolerant operation capability. As the MMC 
performs as a current source during a fault, preventing SMs 
from discharging is a potential approach to reduce fault currents 
and therefore, protect the DC grid. 
The topology of an MMC is illustrated in Fig. 1. Each arm 
consists of half-bridge SMs (HBSMs) or full-bridge SMs 
(FBSMs) or mixed HBSMs and FBSMs. The SM capacitors 
will start to discharge and the fault current will flow through T1 
of HBSMs or T1 and T4 of FBSMs when a DC fault occurs. 
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Fig. 1 Schematic diagram of an MMC. 
 
Blocking the converter is an effective way to interrupt the 
discharge path of the SM capacitor to prevent the fault current 
increasing. For HB-MMC, the converter becomes a three-phase 
diode rectifier. AC side currents will feed into the fault point 
through the uncontrollable diode bridge, as shown in Fig. 2 (a). 
For FB-MMC, the FBSMs will only be charged after blocking. 
Thus, the fault current will diminish fast until the sum voltage 
of the FBSMs equals to the peak AC line-to-line voltage. 
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Fig. 2. Equivalent circuits of blocked (a) HB-MMC; (b) FB-MMC. 
 
For a hybrid MMC, which consists of mixed HBSMs and 
FBSMs, the converter’s controllability is enhanced thanks to 
the deployment of FBSMs. The fault-ride-through (FRT) 
control proposed in [11] can interrupt the fault current by 
controlling the converter output voltage to zero. However, it 
can only be used in hybrid MMCs. In this paper, an SCS control 
which suits for both HB-MMC or hybrid MMC is proposed 
without involving more investment.  
The MMC arm controllers are shown in Fig. 3. uDC_ref is the 
voltage reference for the sum voltage of upper and lower arms. 
uj is the AC voltage of phase j, which is obtained from the AC 
vector control. uj_c is the compensation voltage generated from 
the circulating current suppression controller (CCSC) [22], 
uC_avg is the average capacitor voltage, ujp and ujn are the 
modulation voltages of each arm. Njp and Njn are the calculated 
numbers of inserted SMs in each arm, respectively. The nearest 
level modulation (NLM) [23] is used for IGBT switching.  
The uDC_ref can be obtained from three channels:  
1) Normal state rating voltage: During normal operation, a 
constant value of uDC_rate will be the input of the arm 
controller which will regulate the sum voltage of the upper 
and lower arms to the rated DC voltage. 
2) FRT control: The FRT control can be applied to the hybrid 
MMC. In case of a DC fault, the active power control of the 
hybrid MMC will switch to regulate its average capacitor 
voltage, and the FRT control is used to control the DC 
current to follow the zero-current reference. In this way, the 
converter active power is controlled by the FRT channel.  
3) The proposed SCS control: The SCS control can be applied 
on HB-MMC or FB-MMC, which can limit the fault current 
by temporally reducing the inserted number of SMs. The 
SCS control is implemented by a feedforward control on the 
normal rated DC voltage. The current feedforward control is 
used to control the real-time converter DC current iDC_conv 
does not exceed the rated DC current iDC_rate. If iDC_conv is 
higher than iDC_rate, the feedforward control will output a 
negative value to reduce the DC voltage.  
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Fig. 3 MMC arm controller.  
 
To ensure the current feedforward control will not disturb the 
system under normal state, iDC_rate is set as the rated DC current 
under the maximum power. iDC_conv is the measured current. 
Thus, iDC_conv will always be lower than or equal to iDC_rate. Then 
the current feedforward control will not disturb uDC_rate under 
normal state. If there is a continuous severe fault, the PI 
controller will gradually reach the lower limit of –uDC_rate, then 
uDC_ref will equal to zero. The ujp will still have a small value 
due to the difference between uj and uj_c. However, this state is 
very close to the blocking scheme. 
In contrast to the blocking or the FRT method, the SCS 
method doesn’t base on the fault detection signal. It is a 
self-adapting current limiting method. The blocking or the FRT 
method both will decrease the DC voltage suddenly. However, 
the SCS control will reduce the DC voltage gradually after 
detecting the fault. Moreover, it will recover automatically 
when the overcurrent disappears. The blocking or FRT control 
both will lose the active power transmission capability 
completely. However, the SCS only reduces the converter 
power transmission, which will cause less disturbance to the 
AC system. Moreover, this method can be applied to multiple 
converters to limit the fault current, so it is also suitable for a 
coordinated fault current suppression. 
B. Fault Current Suppression Method of FCL 
The main function of an FCL is to suppress the fast 
increasing of the fault current. Some existing research focuses 
on superconductor based FCLs (SFCLs). However, the SFCL 
may have limited controllability due to lack of semiconductor 
switches. A hybrid FCL can achieve a flexible controllability 
during a fault. Therefore, a coordination method with DCCBs is 
worth studying. 
As shown in Fig. 4, the hybrid FCL consists of a normal 
current branch (NCB), a current transfer branch (CTB), and a 
current limiting reactor (CLR). The NCB consists of a load 
commutation switch (LCS) and an ultra-fast disconnector 
(UFD), which is similar to the hybrid DCCB in [24]. Under 
normal conditions, the load current flows through the NCB and 
will be transferred to the CTB once the FCL is triggered. IGBTs 
of the CTB will be turned off when the UFD operates 
successfully. Then, the fault current is forced to the CLR. The 
MOV is used to prevent the voltage spike on the CLR.  
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Fig. 4  Diagram of the FCL. 
 
The FCL can be implemented in different forms. However, 
the very basic concept is to raise the inductance in the fault 
circuit. Compared with the resistance type FCL, the inductance 
type FCL does not require continuous energy dissipation on its 
resistance, which benefits for its lightweight design. Therefore, 
the inductance type FCL is usually chosen. Compared with 
passive CLRs, the active FCL can insert additional inductor to 
the fault circuit. It may be an option to assist the passive CLR 
and DCCB in the future. 
C. Fault Current Suppression Method of DCCB 
The basic function of DCCB is to cut off DC fault current 
and isolate the faulty line. In this way, the healthy part of the 
DC grid can keep running. The structure of a hybrid DCCB is 
shown in Fig. 5. It consists of an NCB, a main breaker (MB) 
and an energy dissipation branch which only employs MOVs. 
The basic principle of the DCCB has been discussed in [24]. 
The fault current is forced to be dissipated in the MOVs. Then 
the faulted line can be isolated. 
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Fig. 5 Diagram of the hybrid DCCB. 
 
A current-limiting DCCB (CL-DCCB) benefits from the low 
voltage and current stress on the DCCB. However, the structure 
of the CL-DCCB is more like an FCL in series with a DCCB. 
As shown in Fig. 6, the FCL and DCCB can be installed in 
series or they can share one NCB to build a CL-DCCB. 
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Fig. 6 Diagrams of (a) FCL in series with DCCB; (b) CL-DCCB. 
 
The FCL and DCCB in series will involve more cost on the 
NCB, but it can provide some benefits regarding easy  
manufacturing and installation, while the CL-DCCB integrates 
the FCL and DCCB to achieve a lower cost and less power 
losses. As the CL-DCCB shares one NCB, the failure of NCB 
will affect two parts of the CL-DCCB. The series FCL and 
DCCB have their corresponding NCB. Therefore, if one NCB 
fails, the other one will not be affected, which can be used in 
backup protection. 
Moreover, if their difference is negligible in the real project, 
the effects of the two configurations can be the same in the 
simulation. In the rest of this paper, the discussion is based on 
that FCL and DCCB are in series for simplicity. 
III. COORDINATION METHOD FOR FAULT CURRENT 
SUPPRESSION AND CLEARANCE  
Since a DC fault can severely strike power electronics 
devices, a fault clearance method must be able to handle tough 
situations. Then the cost of certain equipment may be 
significantly increased. A proper coordination design for fault 
current suppression and clearance can reduce the demand for 
single equipment and the fault stress can be shared. 
A. Coordination Method of MMC and DCCB 
As the capacitor is a fault current source, a capacitor fault 
current suppression method will significantly reduce the 
demand for DCCBs. The converter-based fault current 
suppression method has a detection delay when a fault occurs. 
The converter will act synchronously with the hybrid DCCB. 
As shown in Fig. 7 (a), the classical operation process of a 
hybrid DCCB involves a 2 ms delay between fault detection 
and CTB blocking. The converter will have 2 ms to limit the 
fault current before the DCCB is blocked. Then the fault will be 
isolated by the DCCB. As shown in Fig.7 (b), the converter will 
switch to the fault current suppression mode during fault 
detection and the fault will be cleared by the DCCB. 
t0 t1 t2 t3
iNCB
iCTB
iMOV
C
u
rr
e
n
t
V
o
lt
ag
e
MOV clamping voltage
0ms 2ms 4ms 6ms 8ms 10ms t
(a)
(b) Normal control Current suppression Recover
Normal 
control Current suppression Recover(c)
3ms earlier action
Fault detected
CTB blocking
 
Fig. 7 Coordination method of MMC and DCCB (a) DCCB operation sequence; 
(b) Converter current suppression based on fault detection; (c) SCS process. 
 
As the fault current increases, the SCS control will be 
automatically activated. Thus, the detection time delay is 
unnecessary. As shown in Fig. 7 (c), the SCS may have 5 ms 
before the DCCB blocking. Moreover, the SCS method will 
enable a lower initial current in the MB, which will reduce the 
MB overcurrent. 
In a DC gird, the SCS may coordinate among converters. 
Although remote converters may only contribute a small part of 
the DC fault current, the current suppression achieved by these 
converters still helps lower the fault current. As shown in Fig. 8  
(a), the near fault converters will reduce the DC output voltage 
during the fault. As a result, the main portion (i1 & i2) of the 
fault current is reduced. However, the capacitor discharging of 
the remote converters are still growing. If SCS is applied to all 
converters, the reduction of i31 & i42 can also contribute to a 
smaller fault current, as shown in Fig. 8 (b). 
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Fig. 8 Schematic diagrams of (a) single converter current suppression; (b) 
coordination converter current suppression. 
 
B. Coordination Method of FCL and DCCB 
The FCL and DCCB operation depends on the fault signal 
detection before being triggered. To ensure that the FCL 
operates earlier than the DCCB, the FCL is separated into N (=3) 
SMs and triggered consequently during the UFD operation, see 
Fig. 9(a). The NCBs within the FCL and DCCB are triggered at 
the same time. However, the DCCB still needs a 2 ms delay 
before the MB is blocked. The UFD separation can be seen as a 
linear process and therefore, the voltage withstand over the 
UFD will be gradually established. Therefore, the FCL SMs 
can be sequentially triggered during this time [25-28]. The 
voltage across the FCL must be lower than the isolation voltage 
of the UFD. When the UFD is fully separated, the DCCB will 
act to isolate the fault, see Fig. 9(b).  
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Fig. 9 Diagrams of (a) modular FCL in series with the DCCB; (b) step tripping 
FCL coordination with the DCCB; (c) control diagram for DCCB and FCL. 
 
The control diagram for DCCB MB and FCL SMs are 
provided in Fig. 9(c): 
1) DCCB: All MB IGBTs share the same blocking signal TI. 
They will be conducted after receiving the fault signal at t1, 
and will be blocked when the UFD is successfully separated 
after the mechanical time delay (TMTD) at t2. This is achieved 
by XORing the step fault signal and its delay. 
2) FCL: TII is the number of inserted FCL SMs, which is 
calculated by evaluating the contact insulation voltage of the 
UFD, then round down through the limiter. In this mode, the 
FCL SMs are blocked sequentially during the UFD 
separation process and fully inserted after t2. 
With the assistance of the FCL, the peak fault current is 
reduced and the demand for DCCB is also decreased. Apart 
from the above method, there is one more potential method for 
FCL and DCCB coordination. Since the DCCB operation 
sequence cannot be stopped, the tripping signal usually waits 
for a certain confirmation of the DC fault for approximately 3 
ms in real applications. The DC grid can trip the FCL with a 
small disturbance signal and also trip the DCCB with a certain 
fault signal. Thus, the detection time delay of the FCL is 
reduced and a better current suppression performance can be 
achieved. As shown in Fig. 10, the system will undergo a 
current suppression and clearance process, where the DCCB 
tripping signal is applied only after the fault is confirmed (3 ms). 
The FCL tripping signal is applied based on a small disturbance 
signal (1 ms). The fault current will keep rising between the 
period of the insertion of FCL and DCCB blocking (3-5 ms). 
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Fig. 10 Time sequence of tripping the FCL in advance. 
 
C. Direction Configuration of FCL and DCCB 
The DCCB is usually designed as bidirectional equipment. 
The positive direction is used for the main protection of its 
transmission lines, while the backup protection is realized by 
the reverse direction of the near DCCBs which installed at the 
same station, see Fig. 11(a). Unidirectional DCCBs at the 
remote end of the adjacent lines can also be used in the backup 
protection, but the far electrical distance between the DCCB 
and the fault point may limit the speed and sensitivity of the 
proposed scheme. As the near backup protection can receive 
the failure signal of the faulty line DCCB in time [29]-[30], the 
coordination backup protection in this paper is also designed as 
a near protection, as shown in Fig. 11(b). 
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Fig. 11 Main and backup protection principles for (a) DCCB; (b) FCL in 
series with DCCB. 
 
Two reasons determine that a unidirectional FCL is adequate 
for the current suppression: 1) The fault current mainly comes 
from the near converters and only a small part comes from the 
remote converters. Thus, the required capacity of DCCB 
backup protection is much smaller than that of the main 
protection. 2) According to the N-1 principle, the FCL on the 
faulty line will continue its operation. Therefore, the fault 
current is suppressed and the backup protection can operate 
successfully, see Fig. 11(b). 
In this way, the direction configuration of the FCL and 
DCCB is based on bidirectional DCCB and unidirectional FCL. 
Thus, the investment can be minimized without sacrificing the 
capability of current suppression and clearance. 
IV. CASE STUDY  
The proposed current suppression methods are validated in 
the Zhangbei four-terminal DC grid, as shown in Fig. 12. The 
converter control modes and system parameters are listed in the 
Appendix. Each line of the DC grid employs an FCL in series 
with a DCCB. A pole-to-pole metal fault F1 is set at the line 
terminal. To verify the performance of the proposed schemes 
under the most severe condition, a 3 ms fault detection delay is 
used based on the real project design [31], which can be shorter 
in real operation. 
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Fig. 12. Four-terminal DC grid. 
 
A. Fault Current Suppression of MMC 
The MMC fault current suppression is verified under 
different methods. As shown in Fig. 13, the MMC is blocked or  
the FRT control acts 3 ms later after the fault. The SCS control 
will be activated shortly after the fault. The DC bus voltage 
uDC1 is also shown in Fig. 13.  
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Fig. 13 Comparison of converter current suppression methods. 
 
The fault occurs at t = 1.505 s, the non-blocking discharging 
current of the DC grid reaches 13.4 kA in 5 ms. If the converter 
is blocked at t = 1.503 s, the fault current becomes 10.5 kA at t 
= 1.505 s. The hybrid converter using the FRT control can 
regulate i1 to zero. Therefore, the fault current at is 6 kA at t = 
1.505 s, which is much less than other cases. However, hybrid 
MMC’s higher capital cost compared to HB-MMC is its 
demerit. As the MMC controls its DC current via the DC 
voltage, uDC1 has a significant influence on the DC current. The 
DC voltages are also marked in Fig. 13(b). The DC voltages of 
fault detection based methods exhibit a sudden drop when the 
current suppression methods are activated. However, the SCS 
control doesn’t disturb the converter suddenly and the current is 
still effectively suppressed. The FRT method can generate 
negative voltage to quickly suppress the fault current. However, 
others can only limit the DC current by reducing the DC voltage. 
The DC voltage under the SCS control is 166 kV at t = 1.505 s, 
which is slightly higher than the blocking method. It means that 
the SCS control can achieve better performance without more 
cost on the FRT method. 
The coordination SCS control is also verified in the test 
system. The SCS control is applied to all terminals. Current of 
the single converter SCS method is also shown in Fig. 14 (a) for 
comparison. As i1 is limited by the SCS control of station 1, the 
fault current from remote stations increase due to the reduced 
voltage uDC1. The fault currents in the near and remote fault 
stations will reach the same level at t = 1.508 s. The 
coordination SCS control is able to suppress the overcurrent in 
every station, as shown in Fig. 14(b). The fault current i31 from 
the remote station is also reduced and the total fault current i12 
reduces to 8.1 kA. 
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Fig. 14 Comparison of (a) single terminal SCS and (b) multi-terminal SCS. 
B. Fault Current Suppression of FCL 
The fault current suppression using the FCL is verified based 
on the method illustrated in Fig. 9. The FCL consists of three 
SMs. Each MOV has a protection voltage of 200 kV. The three 
SMs are triggered every 0.5 ms once the fault is detected. To 
make sure the FCL is completely inserted within 5 ms, the 
inductance of the three SMs has been set as 30, 20 and 10 mH. 
The current and voltage of the FCL are shown in Fig. 15. 
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Fig. 15 Fault current suppression capability of the FCL. 
 
Compared with the non-FCL scheme, the FCL can limit the 
fault current to 10.35 kA in 5 ms, which is 23 % lower than the 
free discharging current. All FCL SMs can be completely 
inserted within 5 ms and the voltage across the FCL doesn’t 
exceed the safe margin. Compared with the SCS control, the 
effectiveness of the FCL is slightly lower due to the limited 
operation time. However, since it is a strict N-1 method, only 
the faulty line is influenced during this process. 
C. Coordination Control of MMC and DCCB 
The fault interruption performance under different MMC 
current suppression methods is shown in Fig. 16, including the 
energy dissipation of DCCBs. The fault current increasing 
process is the same as shown in Fig. 13.  
The methods of the blocking, SCS and FRT control all 
contribute to assist the fault interruption of DCCBs. The FRT 
control has the lowest dissipation energy of 10.2 MJ followed 
by the SCS control which has a lower converter cost.  
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Fig. 16 Fault interruption performance under different MMC control. 
 
The SCS control is also compared with the multi converter 
SCS control with the consideration of three factors: 1) fault 
current level; 2) MOV dissipation energy; 3) i2t of DCCB IGBT. 
As shown in Fig. 17, the coordination method of the SCS can 
largely reduce the demand of DCCBs. 
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Fig. 17 Coordination of MMC SCS and DCCB. 
 
As shown in Fig. 17, the dissipated energy and i2t of 
non-blocking MMC is 28.5 MJ and 0.35 MA2S. If SCS control 
is applied to a single converter, the energy dissipation on the 
MOV is reduced to 17.7 MJ with a reduced i2t of 0.18 MA2S. 
The performance is further improved to 16 MJ and 0.13 MA2S 
in case of employing the SCS control to all stations.  
Comparing to the results in Fig. 16, the energy dissipation 
and i2t reduce more than the fault current reduction. It is 
because both of them are determined by i2 wherein a small 
reduction of the fault current can largely reduce the burden of 
DCCBs and therefore, reduce the capital cost. 
D. Coordination Control of FCL and DCCB 
With the assistance of the FCL, the requirement of DCCBs 
can be reduced. At the same time, the increased investment on 
the FCL should be considered. The current, MOV energy and 
i2t of the FCL and DCCB are shown in Fig. 18. The MOV 
energy of the DCCB is reduced to 24 MJ with the help of FCL, 
while the three modules of the FCL absorb 1.6, 1 and 0.5 MJ, 
respectively. The i2t of the DCCB IGBT is 0.22 MA2S, while 
FCL’s i2t is 0.18, 0.12 and 0.6 MA2S, respectively.  
Compared with the SCS control, the effect of the FCL is 
limited due to the limited action time of the FCL. The SCS can 
achieve a better current suppression within 5 ms. However, the 
converter operation is affected. The FCL method is a strict N-1 
method, which helps the operation of DCCBs. The burden of 
DCCBs is further reduced in the case of using the pre-activating 
0 
5 
10
15 
1.500 1.502 1.504 1.506 1.508 1.510 1.512 1.514 
0 
10
20
30
0
0.1
0.2
0.3
0.4
13.4 kA
10.35 kA 22.7 %
28.5 MJ
24 MJ
1.6 MJ
15.9 %
0.35 MA
2
S
0.22 MA2S
37.1 %
(a
) 
C
u
rr
en
t 
(k
A
)
(b
) 
E
n
er
g
y
 (
M
J)
(c
) 
i2
t 
(M
A
2
S
)
Time (s)
1 MJ
0.5 MJ
0.18 MA
2
S
0.12 MA2S
0.06 MA2S
non-blocking
with FCL 
mFCL1
mFCL2
mFCL3
 
Fig. 18 FCL coordination with DCCB. 
 
method of the FCL. As shown in Fig. 18, the FCL will limit the 
fault current to 10.35 kA within 5 ms, which is similar to the 
case shown in Fig. 17. However, the thermal effect and energy 
dissipation of the FCL is reduced significantly. 
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Fig. 19 FCL coordination with DCCB in advance 
V. INVESTMENT AND PERFORMANCE ANALYSIS 
The IGBT and MOV occupy the main cost a DCCB. 
Therefore, the cost calculation is based on the demand of IGBT 
and MOV under different scenarios. 
A. DCCB Requirement of MMC Current Suppression Method 
Assuming all IGBTs have the same voltage level, then the 
IGBT cost is proportional to the current capacity. Therefore, it 
is assumed that the reduction of i2t contributes to the 
proportional reduction of the cost. In Table I, the four fault 
current suppression methods are compared with the 
non-blocking method. 
TABLE I  
DCCB REQUIREMENT  
Items 
IGBT i2t 
/MA2S 
Reduced 
by 
MOV 
energy/MJ 
Reduced 
by 
Non-blocking 0.35 0 % 28.5 0 % 
blocking 0.22 37 % 25.8 10 % 
FRT 0.072 79 % 10.1 64 % 
Single SCS 0.17 51 % 17.7 38 % 
Multi-SCS 0.13 62 % 12.3 56 % 
It is observed from Table I that the SCS control methods are 
optimal solutions to reduce the DCCB requirement without 
using FBSMs. The single SCS control can reduce the 
 requirement of IGBT by 51 % and 38 % of the MOV. The 
multi-SCS control can reduce 62% and 56 % of the requirement 
of the IGBT and MOV. Although the FRT control can achieve 
the largest reduction of the requirement of DCCBs, it sacrifices 
the high converter capital cost. The hybrid converter will 
further increase the cost. Thus, SCS control is much more 
appropriated. 
B. Requirement Calculation of FCL with DCCB 
Compared with the converter current suppression method, 
the FCL may have a limited effect due to its limited operation 
time. However, this method is still worth studying, because it 
only isolates the faulty line without expanding the faulty area. 
Different from the MMC current suppression method, the FCL 
can reduce the cost of DCCB. However, its own cost should be 
calculated as well. The IGBT thermal effect requirement and 
the MOV dissipation energy are calculated in Table II. 
TABLE II  
FCL AND DCCB REQUIREMENT  
Items 
IGBT i2t 
/MA2S 
Reduced 
by 
MOV energy 
/MJ 
Reduced 
by 
Non- 
blocking 
0.35 0 % 28.5 0 % 
DCCB 
with FCL 
FCL1  0.06 - FCL1  0.5 5 % 
FCL2  0.12 - FCL2  1 
FCL3  0.18 - FCL3  1.6 
DCCB  0.22 37 % DCCB  24 
DCCB 
with FCL 
in advance 
FCL1  0.02 - FCL1  0.19 12 % 
FCL2  0.045 - FCL2  0.37 
FCL3  0.07 - FCL3  0.54 
DCCB  0.22 37 % DCCB 24 
As seen from Table II that the FCL can assist the DCCB to 
reduce the IGBT requirement by 37 %. A slight requirement 
reduction of the MOV is also achieved. This is similar to the 
blocking scenario. The MOV dissipation energy can be simply 
added in the calculation. However, the requirements for IGBTs 
should be calculated based on its voltage level. In this paper, the 
voltage of each FCL module is 200 kV, while the DCCB is an 
800 kV bi-directional module. The IGBT cost is calculated by 
considering the thermal effect requirement and the voltage 
level (see Table III). 
TABLE III 
IGBT REQUIREMENT  
Items 
IGBT i2t 
/MA2S 
Voltage 
/kV 
IGBT cost 
/MA2S• kV 
Reduced by 
Non- 
blocking 
0.35 1600 560 0 % 
DCCB 
with FCL 
FCL1 0.06 200 424 24 % 
FCL2 0.12 200 
FCL3 0.18 200 
DCCB 0.22 1600 
DCCB 
with FCL 
in advance 
FCL1 0.02 200 379 32 % 
FCL2 0.045 200 
FCL3 0.07 200 
DCCB 0.22 1600 
Thus, the FCL can help the DCCB to reduce the IGBT cost 
by 24 %. 32 % of the IGBT cost can be reduced if the FCL is 
inserted in advance.  
Compared with the converter current suppression method, 
the effect of the FCL is between the converter blocking and 
non-blocking method, which indicates that the converter  
method is the most effective way to limit the fault current. 
Although the FCL fault current suppression method is not as 
effective as the converter method, it strictly follows the N-1 
principle and it is still cheaper than only using DCCB. 
VI. CONCLUSIONS 
DC fault current suppression methods for protecting MTDC 
grids are discussed in this paper. The fault current suppression 
effect of the converter and FCL is analyzed and the 
coordination method for fault current suppression with DCCB 
is proposed: 
1) The proposed converter SCS method is suitable for 
multi-SCS control without relying on communication. 
Compared with other methods, the SCS has the best fault 
current suppression effect without increasing the converter 
investment. Moreover, its fault current suppression process is 
much smoother than others. 
2) An FCL topology is proposed. The fault current is 
suppressed by inserting an additional CLR. The FCL working 
principle and its coordination method with DCCBs are 
discussed. The FCL can sequentially insert the CLR during the 
operation process of the UFD. 
3) The cost evaluation shows that both the converter fault 
current suppression methods and FCL can reduce the capital 
cost. The converter fault current suppression methods have a 
better current suppression effect because they can directly 
reduce the capacitor discharging. The FCL is also able to limit 
the fault current, but its additional cost may partly reduce the 
benefit of using DCCBs. 
It can be concluded through the comparison of the two fault 
current suppression methods that the converter SCS method 
exhibits a better current suppression effect and the cost of the 
DCCB is significantly reduced. The effectiveness of the FCL in 
the fault current suppression and cost reduction is not as good 
as that of the converter-based methods, but the FCL current 
suppression method strictly follows the N-1 principle. 
Therefore, the FCL may be more suitable to a DC grid. 
In addition to converters, FCL and DCCB, DC-DC 
converters and power flow controllers (PFCs) may also be 
installed in a DC grid. The DC-DC converter usually has the 
SM-scalable controllability like MMCs. Therefore, the above 
devices can be considered to have an as similar fault current 
suppression effect as MMCs. The CFC usually controls the 
steady-state power flow of the DC grid and it is not required for 
high voltage withstanding capability. For this reason, it has not 
been discussed in this paper. 
 
Appendix 
 
The DC grid model is based on the four-terminal Zhangbei 
project [31]. Parameters and control strategies of the four 
stations are given in Table A1 and Table A2. 
TABLE A1  
PARAMETERS OF MMCS 
Items Station1&2 Station 3&4 
AC voltage 230 kV 500 kV 
Transformer Capacity 1700 MW 3400 MW 
Transformer Leakage 0.1 pu 0.15 pu 
Arm Inductance 0.06 H 0.1 H 
SM Number 250 250 
SM Capacitance 7500 F 15000 F 
CLR Inductance 150 mH 150 mH 
 
TABLE A2  
MMC CONTROL STRATEGIES 
Station1 
active power PN=1500 MW 
reactive power QN=150 Mvar 
Station2 
active power PN=1500 MW 
reactive power QN=150 Mvar 
Station3 
active power PN=3000 MW 
reactive power QN=300 Mvar 
Station4 
DC voltage UDC=±500 kV 
reactive power QN=300 Mvar 
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